We have developed a novel fine-pitch multilayer wiring technology for wafer level packages using mechanical grinding.
Introduction
Currently, high-density packaging technologies are being investigated as part of an effort to develop highperformance devices with new and enhanced functionalities for the ubiquitous communication society of the future by not only downsizing the size of features but also by reducing their costs. Among contemporary packages, chip-size packages (CSPs) are considered a promising class of packages because of their small size, which is comparable to present day LSIs. Recently, with the progress achieved in the development of low-cost, fine-pitch wiring technology, the configuration of CSPs is gradually changing from packages in which an individual chip is mounted on a resin interposer to wafer level CSPs (WL-CSPs). In WL-CSP production, individual packages are made using a dicing process following the packaging and inspection processes. Therefore, WL-CSPs are considered small-size, low-cost packages in the semiconductor industry. Currently, extensive R&D work is being conducted on WLCSPs to achieve ultra-high-performance semiconductor devices. [1] [2] [3] [4] Generally, Cu/polyimide multilayer wirings are used for the redistributed wirings of WL-CSPs. Here, in order to make via-holes, expensive photosensitive polymers are used for the dielectric layer, and also, a dry-vacuum sputtering process is used to deposit the seed layer of the wirings. Therefore, there is a great need to develop a highthroughput, low-cost process to facilitate the widespread use of WL-CSPs. In this regard, several low-cost methods have been reported integrating bare chips through the build-up process and using epoxy dielectric films together with a wet process for direct metal plating. [5, 6] However, these methods have some shortcomings, which include chip damage from laser ablation during via-hole formation and high surface roughness due to the desmear treatment, which is considered to be a major obstacle to fine-pitch wire formation. This paper describes a novel fine-pitch wiring technology for WL-CSP fabrication that uses an epoxy dielectric film instead of a photosensitive polyimide, and all-wet processes for electroless plating and electroplating. Moreover, we introduce a via post method without laser abrasion which allows chip damage to be avoided. Using this process, we developed a new multi-layer wiring technology using simultaneous grinding planarization of the dielectric layer and via posts. We also investigated how the coupling agent would enhance the adhesion between the smooth dielectric surface and the Cu wiring. Figure 1 shows an outline of the multilayer wiring process using grinding planarization. After the lower dielectric layer was formed on a silicon wafer, the lower electrodes and via posts were formed on the dielectric layer using Cu electroplating. Next, an epoxy dielectric film was laminated over the via posts. After curing at 180°C for 1 hour, the dielectric layer was subjected to mechanical grinding in order to expose the Cu posts. Finally, the surface of the dielectric layer was chemically modified by treatment with oxygen plasma and a coupling agent. The wiring process on the dielectric layer includes (1) seed layer electroless plating, (2) photo resist patterning, (3) Cu electroplating, (4) photo resist removal, and (5) seed layer etching. 
Experiments

Multilayer wiring process
Grinding technology
Adhesion improvement
We introduced a novel technology for improving the adhesion between the dielectric layer and the Cu wirings.
Here, the epoxy dielectric surface was exposed to oxygen plasma to generate hydroxyl functional groups. Next, the dielectric surface was treated with a silane coupling agent that has two chemical functionalities: namely, to form chemical bonds with the surface OH groups of the dielectric layer, and to form coordination bonds with the Pd atoms of the electroless Cu plating as the seed layer. Then, electroless Cu plating was done. The condition for the oxygen plasma exposure was 300 W for 5 minutes.
In our previous work, we have reported on a new dielectric material containing a rubber filler to obtain a high concentration of hydroxyl groups through oxygen plasma exposure. [7, 8] In the present study, we selected the mercapto group as the functional group of the coupling agent, γ-mercaptopropyltrimethoxysilane. After the oxygen plasma exposure, the dielectric surface was treated with 1-5 wt% 
Observation of surface morphology and measurement of surface roughness
The surface morphology of the dielectric layer was observed using a FE-SEM (JEOL JSM-6320F, Japan). The surface roughness was measured using DECTAK from Sloan Technology and AFM from Digital Instruments.
Measurement of peel strength
After the electroless Cu plating, Cu electroplating was done to get a 30 μm thick Cu layer on the dielectric layer.
Next, the Cu layer was heated to 180°C for 1 hour. Then, in the test specimen, a series of 1 cm wide cuts were made through the Cu layer. The peel strength was measured with a peel strength tester equipped with a digital force gauge. Figure 5 shows the FE-SEM images of the surface morphologies of the dielectric layer before and after grinding planarization. Before grinding, although the surface roughness is found to be at micrometer order depending on the rubber filler content, overall, it is considered smooth. On the contrary, after grinding, a few microscopic cavities are visible on the dielectric surface. However, because both the rubber filler and the epoxy dielectric film are ground at the same rate, a smooth dielectric surface can be obtained. Figure 6 shows a surface view of the dielectric surface with Cu via posts after planarization. 20 μm × 20 μm square via posts with a post pitch of 40 μm are used in this study.
Results and Discussion
Surface morphologies of the dielectric layer before and after grinding
Surface morphologies of the dielectric layer with via posts after grinding
From the observation of the surface after planarization, grinding marks are observed on the via posts. However, the surface morphology of the dielectric layer is the same as that in Figure 5 . Moreover, no grinding residue is observed on the dielectric layer in the FE-SEM image of the surface view. larger than 5 μm.
Surface morphologies of the dielectric layer after exposure to oxygen plasma
Generation of hydroxyl function after exposure to oxygen plasma
The chemical binding energy of the oxygen at the dielectric surface containing the rubber filler was estimated using XPS. From the XPS narrow spectra of the dielectric surface as shown in Figure 8 , it is confirmed that oxygen plasma exposure can generate hydroxyl groups on the surface.
Chemical bonding between the coupling agent and Pd catalyst
In this study, the chemical bonding between the coupling agent and Pd catalyst of electroless Cu plating on the dielectric surface was investigated after the treatment with the coupling agent. Figure 9 shows XPS narrow spectra of S2p and Pd3d of the dielectric surface after Pd catalyst deposition. The S2p spectrum, which arises from the Satoms of the coupling agent, exhibits peaks for S-C bonds and S-metal bonds. As no other metal is detected except for Pd, we believe that the S-metal peak is for Pd-S bonds.
Also, Pd-S bonds are confirmed in the Pd3d spectrum.
From this result, we can conclude that the Pd atoms bind to the S atoms of the coupling agent. 
Conclusion
We developed a novel fine-pitch multilayer wiring technology by via formation using grinding planarization of the via posts embedded the dielectric layer as a promising process for future low-cost WL-CSP manufacturing. Although some grinding marks were visible after the grinding planarization step, no grinding residue was observed on the dielectric layer in the FE-SEM image of the surface view.
The dielectric layer containing the rubber filler generated hydroxyl groups at its surface upon exposure to oxygen plasma, and through these hydroxyl groups, the coupling agent was fixed to the dielectric layer. As the mercapto groups of the coupling agent react with the Pd catalyst from the electroless Cu plating, a high peel strength, exceeding 8 N/cm, was achieved. Through this process, a high-density multilayer circuit with fine square vias of 20 μm × 20 μm at a pitch of 40 μm and fine-pitch wirings with line/space of 5 μm/5 μm was fabricated. 
